Phone: +8618926116206     E-mail:

SFP Transceiver/

QSFP28 100G SR4 100M

4 channels full-duplex transceiver modules

Transmission data rate up to 25Gbps per channel

4 channels 850nm VCSEL array

4 channels PIN photo detector array

Hot-pluggable QSFP28 form factor

Maximum link length of 70m on OM3 Multimode Fiber(MMF) and 100m on OM4 MMF

Single 1X12 MPO connector receptacle Hot-pluggable electrical interface

0–70°C operating temp

Low power consumption < 2.5W RoHS6 compliant (lead-free)

  • Product Detail
  • Applications
  • Pin Definition

The HANSUN QSFP28 100G-SR4-100m module is a highly integrated 4x25G transceiver focused on reach, bandwidth, density and cost for high port-count 100G systems, and client-side 100G interfaces. Each lane can operate at 25Gbps up to 70m using OM3 fiber or 100m using OM4 fiber. These modules are designed to operate over multimode fiber systems using a nominal wavelength of 850nm. The electrical interface uses a 38-contact edge type connector. The optical interface uses a 12-fiber MTP/MPO connector.

Specifications of QSFP28 100G SR4 100m

Optical Transmitter Performance

Signaling Speed per Lane25.78125 ± 100ppm
Center WavelengthλC840850860nm
RMS spectral width∆λ0.6nm
Average Launch Power per LaneTXPx-8.52.4dBm
Transmit OMA per LaneTxOMA-6.43dBm
Launch Power [OMA] minus TDEC per LaneP-TDEC-7.3dBm
Extinction RatioER2dB
Optical Return Loss ToleranceORL12dB
Encircled FluxFLX> 86% at 19 um< 30% at 4.5 umdBm
Average launch power of OFF transmitter, each lane-30dBm
Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3}{0.3, 0.38, 0.45, 0.35, 0.41, 0.5}

Optical Receiver Performance
Signaling Speed per Lane25.78125 ± 100ppm
Center WavelengthλC840850860nm
Damage ThresholdDT3.4dBm
Average receive power, each laneRXPx-10.32.4dbm
Unstressed Sensitivity (OMA) at 10 x 10-12BERRxOMA3dBm
Stressed Receiver Sensitivity (OMA) per LaneSRS-5.2dBm
Vertical eye closure penalty, each laneVECP1.9dB
Stressed eye J2 jitter, per Lane0.39UI
Stressed eye J4 jitter, per Lane0.53UI
OMA of each aggressor lane3dBm

100GBASE-SR4 100G Ethernet

2Tx2nTransmitter Inverted Data Input
3Tx2pTransmitter Non-Inverted Data Input
5Tx4nTransmitter Inverted Data Input
6Tx4pTransmitter Non-Inverted Data Input
8ModSelLModule Select
9ResetLModule Reset
10Vcc Rx+3.3 V Power supply receiver
11SCL2-wire serial interface clock
12SDA2-wire serial interface data
14Rx3pReceiver Non-Inverted Data Output
15Rx3nReceiver Inverted Data Output
17Rx1pReceiver Non-Inverted Data Output
18Rx1nReceiver Inverted Data Output
21Rx2nReceiver Inverted Data Output
22Rx2pReceiver Non-Inverted Data Output
24Rx4nReceiver Inverted Data Output
25Rx4pReceiver Non-Inverted Data Output
27ModPrsLModule Present
29Vcc Tx+3.3 V Power supply transmitter
30Vcc1+3.3 V Power Supply
31LPModeLow Power Mode
33Tx3pTransmitter Non-Inverted Data Input
34Tx3nTransmitter Inverted Data Input
36Tx1pTransmitter Non-Inverted Data Input
37Tx1nTransmitter Inverted Data Input

Important Notice of QSFP28 100G SR4 100m

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by T&S before they become applicable to any particular order or contract. In accordance with the T&S policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of T&S or others. Further details are available from any T&S sales representative.



Leave a Reply

Leave a message